



Clock Recovery and Data Retiming Phase-Locked Loop

AD803

FEATURES


Standard Products: 20.48 Mbps
Accepts NRZ Data, No Preamble Required
Recovered Clock and Retimed Data Output
Phase-Locked Loop Type Clock Recovery—No Crystal Required
Random Jitter: 3.0° rms
Pattern Jitter: Virtually Eliminated
Operating Temperature Range: -40°C to +85°C
Single Supply Operation: +5 V
TTL Compatible Inputs and Outputs
Low Power Consumption: 185 mW Typical, 275 mW Maximum

PRODUCT DESCRIPTION

The AD803 employs a second order phase-locked loop architecture to perform clock recovery and data retiming on Nonreturn to Zero (NRZ) data. This architecture is capable of supporting data rates between 18 Mbps and 30 Mbps. The product described here is optimized for operation on 20.48 Mbps, a data rate used in Passive Optical Networks (PONs).

Unlike other PLL-based clock recovery circuits, the AD803 does not require a preamble, an external VCXO, or an external crystal to lock onto input data. The circuit acquires frequency and phase lock using two control loops. The frequency acquisition loop initially acquires the clock frequency of the input data. The phase-lock loop then acquires the phase of the input data, and ensures that the phase of the output signals track changes in the phase of the input data. The loop damping of the circuit is dependent on the value of a user selected capacitor; this defines jitter peaking performance and impacts acquisition time.

FUNCTIONAL BLOCK DIAGRAM



The AD803 exhibits 0.08 dB jitter peaking, and acquires lock-on random or scrambled data in 3×10^5 bit periods when using a damping factor of 5.

The inclusion of a precisely trimmed VCO in the device eliminates the need for external components for setting center frequency, and the need for trimming of those components. The VCO provides a clock output within $\pm 20\%$ of its center frequency in the absence of input data.

The AD803 exhibits virtually no pattern jitter due to the performance of the patented phase detector. Loop jitter measures 3.0° rms. The nominal jitter bandwidth for the AD803 is set to 0.1% of the center frequency. The jitter bandwidth is mask programmable.

The device operates from a single +5 V supply, and consumes 185 mW. The product accepts TTL level input signals, and outputs TTL level signals that can drive a fan out of 10 ACT or HCT CMOS inputs. The AD803 is specified to operate from 40°C to +85°C and is available in a 20-pin SOIC.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700 World Wide Web Site: <http://www.analog.com>
Fax: 617/326-8703 © Analog Devices, Inc., 1997

AD803—SPECIFICATIONS

($V_{CC} = V_{MIN}$ to V_{MAX} , $V_{EE} = GND$, $T_A = T_{MIN}$ to T_{MAX} , Loop Damping Factor = 5, unless otherwise noted)

Parameter	Condition	Min	Typ	Max	Units
NOMINAL DATA RATE			20.48		Mbps
CAPTURE RANGE/TRACKING RANGE ¹		19.10		20.50	Mbps
STATIC PHASE ERROR	2^{23} -1 PRN Sequence		15		Degrees
OUTPUT JITTER	$\rho = 1$ 2^{23} -1 PRN Sequence		2.5 3.0	5.8	Degrees rms Degrees rms
JITTER TOLERANCE	$f = 10$ Hz $f = 100$ Hz $f = 1$ kHz $f = 10$ kHz	795 79.5 7.95 0.95	955 95.5 9.55 1.1		UI p-p UI p-p UI p-p UI p-p
JITTER TRANSFER					
Damping Factor Capacitor, C_D	$\zeta = 1$, Nominal		15		nF
Peaking			1.6		dB
Bandwidth			34		kHz
Damping Factor Capacitor, C_D	$\zeta = 5$, Nominal		0.47		μ F
Peaking			0.06		dB
Bandwidth			28		kHz
Damping Factor Capacitor, C_D	$\zeta = 10$, Nominal		1.5		μ F
Peaking			0.02		dB
Bandwidth			28		kHz
RECOVERED CLOCK SKEW	CLKOUT to DATAOUT Rising Edge CLKOUT to DATAOUT Falling Edge	1.95	5.5	13.6	ns ns
TRANSITIONLESS DATA RUN	500-Bit Period Block		5.0		Degrees
Phase Drift	1000-Bit Period Block		10.0		Degrees
ACQUISITION TIME	$\rho = 1/2$		300,000		Bit Periods
POWER SUPPLY					
Voltage (V_{MIN} to V_{MAX})	$T_A = +25^\circ\text{C}$, $V_{CC} = +5.0$ V	4.5	5.0	5.5	Volts
Current			40	50	mA
				60	mA
INPUT VOLTAGE LEVELS					
Input Logic High, V_{IH}	$V_{CC} = +5$ V \pm 5%	2.0		0.8	Volts
Input Logic Low, V_{IL}					Volts
OUTPUT VOLTAGE LEVELS					
Output Logic High, V_{OH}	$V_{CC} = +5$ V \pm 5% $I_{OH} = -0.4$ mA $I_{OL} = 4$ mA	2.4		0.43	Volts
Output Logic Low, V_{OL}					Volts
INPUT CURRENT LEVELS					
Input Logic High, I_{IH}				-0.06 -0.65	mA
Input Logic Low, I_{IL}					mA
OUTPUT SLEW TIMES, CLKOUT					
Rise Time, t_R	10%-90%		11	15.7	ns
Fall Time, t_F	90%-10%		5	6.9	ns
OUTPUT SLEW TIMES, DATAOUT					
Rise Time, t_R	10%-90%		13	18.2	ns
Fall Time, t_F	90%-10%		5.7	8.6	ns
SYMMETRY					
Recovered Clock Output			$\pm 5\%$		Deviation from 50%

NOTES

¹No input jitter is applied to the input data for this specification.

Specifications subject to change without notice.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

20-Pin Small Outline IC Package (R-20)

